pub const IPC_VARIANCE_COLD_ITERS: u64 = 1024;
Random cache-line touches per cold phase in WorkType::IpcVariance. 1024 touches across a 512KB working set on a typical x86 core takes ~100µs (LLC) to ~1ms (DRAM-spill).
WorkType::IpcVariance